Jobs / Summary

Analog Mixed-Signal Design Verification Engineer Early Career

Confidential company · Munich · Posted Oct 15, 2026

Sign in to save

Full job access

Unlock the company and apply directly

Pay once for the period you choose. Nothing renews automatically.

  • Company names
  • Original job descriptions
  • Direct application links
  • Saved jobs and alerts
Choose an access pass

Secure checkout via Stripe. No subscription.

Compare plans

Public summary

Join a Munich-based team to verify next-generation Power Management Units (PMUs). The role involves reviewing specifications, developing verification plans, simulating analog behavior using Verilog-AMS, and ensuring high-quality silicon tape-out. Collaboration with design teams and reporting on verification status are key. Ideal candidates have a background in electrical engineering, analog/mixed-signal verification skills, and programming experience.

Location and work setup

Location
Munich
Remote status
On-site
German requirement signal
No German Required Detected
Detected job language
English

Responsibilities

Develop and execute verification plans for analog mixed-signal PMU designs, including regression testing, failure analysis, and tape-out preparation. Analyze and model analog components, create verification environments with stimuli, checkers, assertions, and coverage metrics. Collaborate across teams to communicate progress and results. Ensure compliance with specifications and contribute to sign-off activities before tape-out.

Qualifications

Bachelor's, Master's, or PhD in Electrical Engineering or related field, or equivalent experience. Strong communication and teamwork skills in an international environment. Knowledge of mixed signal verification methodologies and hardware description languages (Verilog, System-Verilog, Verilog-AMS). Familiarity with power management circuitry and auxiliary components. Experience with scripting/programming languages such as TCL or Python is a plus. Fluent English proficiency.

Skills

analog mixed-signal verification Verilog System-Verilog Verilog-AMS simulation waveform analysis power management circuits TCL scripting Python programming ASIC design verification